



Electronics – 96032

POLITECNICO DI MILANO



OpAmps Offset Voltage and Bias Currents

Alessandro Spinelli

Phone: (02 2399) 4001


alessandro.spinelli@polimi.it

spinelli.faculty.polimi.it

Disclaimer

Slides are supplementary
material and are NOT a
replacement for textbooks
and/or lecture notes

Acquisition chain



Purpose of the lesson

- We begin our study with the analysis and design of simple amplifiers
- Next lessons will deal with
 - Basic amplifier principles and the feedback amplifier concept
 - Linear applications of OpAmps (this lesson)
 - Feedback amplifier properties
 - Stability of feedback amplifiers
 - Instrumentation amplifiers and OpAmp parameters


Outline

- Offset voltage
- Bias currents
- Effect on linear circuits

OA parameters


- We begin to remove the OA ideality assumption and discuss the impact on circuits
- OA properties are described by appropriate parameters detailed in manufacturers' datasheets
- There are many OA to choose from
 - Different technology (BJT, JFET, CMOS)
 - Different types (precision, low-drift, rail-to-rail,...)

Input offset voltage




- In an ideal OA, $V_d = 0 \Rightarrow V_o = 0$
- In real OA, $V_d = 0 \Rightarrow V_o \neq 0$
- The offset voltage is the value of V_d that must be applied to bring the output to zero
- Typ. 1-5 mV (absolute value is always specified)
- Precision OAs have $V_{os} < 1 \text{ mV}$

Origin of offset voltage





Technology dependence



	BJT	MOS	JFET/BiFET
ΔI	small	large	large
g_m	large	small	small
$\Delta V_{T/P}$	0	fair	large
V_{OS}	small	fair	large

Offset voltage modeling and value




	best	typ
BJT OAs	10 – 25 μ V	150 μ V – 10 mV
MOS OAs	< 100 μ V – 1 mV	200 μ V – 10 mV
JFET OAs	100 μ V – 1 mV	800 μ V – 15 mV

Offset voltage drift



- Describes the temperature dependence of V_{OS} (sometimes labelled as TCV_{OS})
- Typical values for general-purpose OAs are $1 - 10 \mu\text{V}/^\circ\text{C}$
- Low-drift OAs have $dV_{OS}/dT < 0.3 \mu\text{V}/^\circ\text{C}$
- «Chopper-stabilized» or «auto-zero» OA feature $V_{OS} < 1 \mu\text{V}$ and $dV_{OS}/dT < 30 \text{nV}/^\circ\text{C}$ (more on this on the last lesson)

Actual values from datasheets




BJT,


precision



JFET




Output voltage



$$V_o = V_{OS} \frac{R_1 + R_2}{R_1}$$

Same values for I and NI amplifiers

Offset compensation




- Detailed compensation scheme provided by manufacturer
- Other schemes may be devised, i.e., biasing V^+ to get $V_o = 0$
- Obviously, drift or long-term stability cannot be compensated this way!

Outline



- Offset voltage
- Bias currents
- Effect on linear circuits

Input bias current



- BJTs in input stage require a DC base current I_b
- JFETs as input devices have reverse-biased $p-n$ junctions
- MOSFETs have ESD protection circuits (diodes) which determine I_b

Bias current modeling



- Typ. BJT OA: $10^{-8} - 10^{-6}$ A
- Typ. JFET OA: $10^{-13} - 10^{-10}$ A
- Typ. CMOS OA: $10^{-13} - 10^{-10}$ A (ESD circ.)

Input offset current

- Bias currents at the two inputs are actually different, I_b^+ and I_b^-
- I_b is defined as their *average* value


$$I_B = \frac{I_b^+ + I_b^-}{2}$$

- Offset current is defined as $I_{OS} = |I_b^+ - I_b^-|$
- Usually, an order of magnitude smaller than I_b


Bias and Offset current drift

- In FET and CMOS OAs, I_b and I_{OS} increase by a factor of two every 10°C (reverse currents of $p-n$ junctions) \Rightarrow check T range if low current is needed!
- BJT OAs usually have lower drifts ($10 - 100 \text{ pA}/^\circ\text{C}$)


Actual values from datasheets



BJT




JFET



CMOS

Log scales \Rightarrow Exponential dependence!

Bias current compensation




$$\begin{aligned}
 V_o &= I_b^- R_2 - I_b^+ R \left(\frac{R_1 + R_2}{R_1} \right) \\
 &= I_b R_2 \left(1 - \frac{R}{R_1 \parallel R_2} \right) \\
 &\quad + I_{OS} \frac{R_2}{2} \left(1 + \frac{R}{R_1 \parallel R_2} \right)
 \end{aligned}$$

If $R = R_1 \parallel R_2$, I_b is compensated and $V_o = I_{OS}R_2$
 (only useful if $I_{OS} \ll I_b$)

Outline

- Offset voltage
- Bias currents
- Effect on linear circuits

Total error – inverting amplifier




If I_b is compensated,
symmetry allows to place
just one I_{OS} source

Error (trade-off with $R_{in} = R_1$)

$$V_o = -\frac{R_2}{R_1} \left(V_i + V_{OS} \frac{R_1 + R_2}{R_2} + I_{OS} R_1 \right)$$

Total error – non-inverting amplifier



$$V_o = \frac{R_1 + R_2}{R_1} (V_i + \underbrace{V_{OS} + I_{OS} R_1 \parallel R_2}_{\text{Error}})$$